FLEX User Group

Hardware Project

+ + + Home
FLEX User Group
FLEX History
Documentation
Copyrights
FLEX Software
Software Library
DSK Library
FLEX Emulators
FLEX Utilities
Links
Members
Hardware Project
FAQs
File Exchange
fufulist
Useful info
CD status
Joining FUG
What's New

Return to

Ian Blythe's Homepage
We all have FLEX running on different types of hardware, from SWTPc SS50 boxes to Eurocom IIs and various homebrew systems. Many of these systems are getting old, and risk failure, so now is the time to be thinking of a new hardware project for the group.
My objective is to have a common base architecture, with the capability to use an Input/Output Processor (IOP) card which will allow addition of custom I/O and devices.
The base card will have the 6809, memory management, memory for boot, work disk and system disk, plus fast serial ports for use of DSK services from a host computer. There is an option to put parallel ports and an IDE interface onto this board too.
The latest great news is that there are 6809 cores available in VHDL, so that we should be able to put the 6809, memory management and ports into one FPGA, and then to clock this at over 40 MHz!
The IOP will have an independent processor running at a maximum of 2MHz and so being able to support floppy disk drivers (plus RAM disk, EPROM programmer, TCP/IP LAN, video and keyboard and any other option). The only constraint is that any new design must be submitted to the group as well.

Having a common design will allow us to patch FLEX to a common standard so that we can all have a standard system to allow us more freedom in writing new applications.

Here is my initial checklist for the hardware project proposal: (Select the following in your browser, copy and paste into a TEXT editor, complete and sent to fufu-l or mail to me).

<----------------------- Clip here ------------------->

Put an 'x' between the [ ] and send your vote to fufu-l
 
[ ] 68B09
[ ] 6809 FGPA core at 40MHz
[ ] UARTs and parallel ports
[ ] ports in FPGA
[ ] 8K boot EPROM/FLASH 
[ ] 64K EPROM/FLASH FLEX disk
[ ] 64K+ memory disk
     [ ] SRAM
     [ ] DRAM SIMM
[ ] Page memory interface option for UniFLEX
[ ] patch 6809 FLEX for paged memory like UniFLEX
[ ] DMA controller
[ ] I/O Processor memory mapped interface
[ ] multiple UARTS  la UniFLEX
[ ] FDC
[ ] IDE interface
[ ] A/D converter
[ ] D/A converter
[ ] RTC
[ ] timers
[ ] graphics/video logic
[ ] PC keyboard interface
[ ] TCP/IP interface
[ ] Other
    List..............................................

[ ] Put onto base board
    List..............................................

[ ] Put into FPGA if possible
    List..............................................

[ ] Form factor: Double Eurocard 210x216mm
[ ] Other (list)....................................

[ ] Connector for single IOP
[ ] Bus backplane for multiple IOP

[ ] Single board layout + IOP connector

[ ] PC motherboard layout
    [ ] ISA bus
    [ ] PCI 2.1 
[ ] PC add-in card
    [ ] ISA bus
    [ ] PCI 2.1 

[ ] 6809 FLEX modified to run 8 drives, use RTC, 
    run TCP/IP, IDE, internal/external control ports 
    and general Plug'n'pray...

[ ] Other comments/requests
    List..............................................


<--------------------- Clip to here ----------------->
top


Copyright © 1998-2001 Ian P. Blythe on behalf of the FLEX User Group
Mailto: f_u_g@ipblythe.com (remove underlines from e-mail address - Say NO to UCE)